TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

This Data Sheet Is Applicable to All TMS4164s Symbolized with Code "A" as Described on Page 4-57.


- 65,536 X 1 Organization
- Singla 5-V Supply (10% Toleranca)
- JEDEC Standardizad Pinout in Dual-in-Lina Packaga
- Parformanca Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	DR	MODIFY-
	ROW	CDLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
4164-12	120 ns	70 ns	230 ns	255 ns
4164-15	150 ns	85 ns	260 ns	290 ns
4164-20	200 ns	135 ns	330 ns	345 ns

- Upward Pin Compatible with TMS4116 (16K Dynamic RAM)
- First Military Varsion of 64K DRAM
- Also Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), S(-55°C to 100°C), or M(-55°C to 125°C) Tamperature Rengas
- Operations of the TMS4164 Can Ba Controllad by Tl's TMS4500A and/or THCT4501 Dynamic RAM Controllers
- Long Rafrash Parlod . . . 4 ms
- Low Rafresh Ovarhaad Tima . . . As Low As 1.8% of Total Rafrash Pariod
- All Inputs, Outputs, Clocks Fully TTL Compatibla
- 3-Stata Unlatched Output
- Common I/O Capability with Early Writa Faatura
- Paga-Moda Oparation for Fastar Accass
- Low Powar Dissipation
 - Oparating . . . 135 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- SMOS (Scalad-MOS) N-Channal Tachnology

N PACKAGE (TOP VIEW)										
NC D D D D D D D D D D D D D D D D D D D	1 2 3 4 5 6 7 8	U16 15 14 13 12 11 10	VSS CAS Q A6 A3 A4 A5 A7							

FP PACKAGE



PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
NC	No Connection				
a	Data Out				
RAS	Row-Address Strobe				
V _{DD}	5-V Supply				
vss	Ground				
w	Write Enable				

description

The TMS4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.



The TMS4164 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 135 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The TMS4164 is offered in 16-pin dual-in-line plastic (N suffix) and 18-lead plastic chip carrier (FP suffix) packages. The dual-in-line plastic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS4164 is guaranteed for operation from 0 °C to 70 °C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (\overline{RAS}). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the W input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When W goes low prior to CAS, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility Ino pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the ouput buffer is in the high-impedance state unless \overline{CAS} is applied, The \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.




page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power un

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the dual-in line package.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin except VDD and data out (see Note 1)	-1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discherge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



NOTES: 1. All voltage values in this data sheet are with respect to VSS.

TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0	-	V
	$V_{DD} = 4.5 \text{ V}$	V _{DD} = 4.5 V	2.4		4.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
VIH		V _{DD} = 5.5 V	2.4		4.8	*
VIL	Low-level input voltage (see f	Notes 3 and 41	-0.6		0.8	V
TA	Operating free-air temperature	e	0		70	°C

- NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 - 4. Due to input protection circuitry, the applied voltage may begin to clamp at 0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on pege 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	BARAMETER	TEST	TI	AS4164	-12	TN	-15		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	חאט
Voн	High-level output voltege	10H = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	V
lj	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			± 10	μΑ
10	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high			± 10			± 10	μА
IDD1 [‡]	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		40	48		35	45	mA
I _{DD2} §	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
IDD3‡	Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open		28	40		25	37	mA
IDD4	Average page-mode current	t _C (P) = minimum cycle, RAS low and CAS cycling, All outputs open		28	40		25	37	mA

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25$ °C and nominal supply volteges.

[‡] Additional information on page 4-58.

⁵V_{IL} > -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

DADAMETER		PARAMETER		AS4164	-20	
	PARAMETER	CONDITIONS	MIN	TYP [†]	MAX	UNIT
Voн	High-level output voltege	I _{OH} = -5 mA	2.4			V
VOL	Low-level output voltege	I _{OL} = 4.2 mA			0.4	٧
1 ₁	Input current (leekege)	V ₁ = 0 V to 5.8 V, V _D 0 = 5 V All other pins = 0 V			±10	μΑ
lo lo	Output current (leekege)	V _O = 0.4 to 5.5 V, V _{OO} = 5 V, CAS high			± 10	μΑ
loo1 [‡]	Averege operating current during raad or write cycle	t _C = minimum cycle All outputs open		27	37	mA
I _{DD2} §	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
IDD3‡	Average refresh current	t _C = minimum cycle, CAS high end RAS cycling, All outputs open		20	32	mA
IDD4	Average page-mode current	t _{c(P)} = minimum cycle, RAS low end CAS cycling, All outputs open		20	32	mA

 $^{^\}dagger$ All typical values ere at $T_A=25\,^\circ C$ and nominal supply voltages. ‡Additional information on page 4-58.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TYP [†]	MAX	UNIT
C _{i(A)}	Input cepacitence, address inputs	4	5	pF
C _{i(D)}	Input cepacitence, deta input	4	5	pF
Ci(RC)	Input capecitence strobe inputs	6	8	pF
C _{i(W)}	Input cepecitence, write enable input	6	8	pF
Co	Output capacitence	5	6	pF

[†] All typical values are at T_A = 25 °C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONOTIONS	ALT.	TMS4164-12		TMS4164-15		
		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
^t A(CI	Access time from CAS	C _L = 100 pF, Loed = 2 Series 74 TTL gates	†CAC		70		85	ПS
t _{a(R)}	Access time from RAS	C _L = 100 pF, t _{RLCL} = MAX, Loed = 2 Series 74 TTL getes	†RAC		120		150	ns
^t dis(CH)	Output disable time after CAS high	Cլ = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns

⁵V_{IL} > -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9.5.

switching characteristics over	recommended	supply	voltage	range	and	operating	free-air
temperature range							

		AL'		TMS4164-20		UNIT
	PARAMETER TEST CONDITIONS		SYMBOL	MIN	MAX	UNII
t _{a(C)}	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	†CAC		135	ns
t _{a(R)}	Access time from RAS	C _L = 100 pF, t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	^t RAC		200	ns
tdis(CH)	Output disable time	C _L = 100 pF,	[‡] OFF	0	50	ns

timing requirements over recommended supply voltege renge end operating free-air tempereture renge (see Note 1)

		ALT.	TMS4164-12		TMS4164-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	ONII
t _C (P)	Paga-moda cycla tima	tPC	130		145		ns
tc(rd)	Read cycla time [†]	tRC	230		260		ns
tc(W)	Write cycla time	tWC	230		260		ns
tc(rdW)	Raad-writa/raad-modify-write cycle time	tRWC	255		290		ns
tw(CH)	Pulsa duration, CAS high (precharge time) ‡	tCP	50		50		ns
tw(CL)	Pulsa duration, CAS low [§]	tCAS	70	10,000	85	10,000	ns
tw(RH)	Pulsa duration, RAS high (precharga tima)	tRP	80		100		ns
tw(RL)	Pulsa duration, RAS low	†RAS	120	10,000	150	10,000	ns
tw(W)	Write pulsa duration	tWP	40		45		ns
t _t	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	3	50	ns
t _{su(CA)}	Column-addrass satup tima	tASC	-5		-5		ns
tsu(RA)	Row-addrass setup tima	tASR	0		0		ns
^t su(D)	Data satup time	tDS	0		0		ns
tsu(rd)	Read-command satup time	tRCS	0		0		ns
tsu(WCH)	Writa-command satup tima before CAS high	tCWL	50		50		ns
t _{su(WRH)}	Writa-command satup tima befora RAS high	†RWL	50		50		ns
th(CLCA)	Column-eddress hold tima after CAS low	[‡] CAH	40		45		ns
th(RA)	Row-addrass hold time	t _{RAH}	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		95		ns
th(CLD)	Data hold time eftar CAS low	tDHC	40		45		ns
th(RLD)	Dsta hold time after RAS low	toha	85		95		ns
^t h(WLD)	Data hold time after W low	tDHW	40		45		ns
th(CHrd)	Resd-command hold time after CAS high	tRCH	0		0		ns
^t h(RHrd)	Reed-command hold time after RAS high	tarh	5		5		ns
thICLW)	Write-command hold time efter CAS low	†WCH	40		45		ns
th(RLW)	Writa-command hold time after RAS low	tWCR	85		95		ns
†RLCH	Dalay tima, RAS low to CAS high	tCSH	120		150	,	ns
tCHRL.	Dalay time, CAS high to RAS low	tCRP	0		0		ns
t _{CLRH}	Dalay time, CAS low to RAS high	^t RSH	70		85		ns
******	Dalay tima, CAS low to W low		40		60		
tCLWL	(read-modify-writa cycla only)	tcwd	40		60		ns
****	Delay tima, RAS low to CAS low (maximum	****	15	50	20	65	ns
[†] RLCL	valua spacifiad only to guarantae accass tima)	tRCD	13		20	05	115
•=	Delay time, RAS low to W low		110		120		ns
tRLWL	(raad-modify-write cycla only)	tRWD	110		120		ns
	Delay tima, W low to CAS		-5		_		
tWLCL	low (aarly write cycla)	twcs	-5		-5		ns
^t rf	Rafrash tima interval	tREF		4		4	ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.



 $^{^{\}dagger}$ All cycla timas assume $t_{t} = 5$ ns.

[‡] Paga mode only.

[§] In a read-modify-write cycle, tCLWL and tsulWCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).

timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

		ALT.	TMS4164-20	UNIT
		SYMBOL	MIN MAX	
t _{c(P)}	Page-mode cycle time	t _{PC}	225	ns
t _{c(rd)}	Read cycle time [†]	tRC	330	ns
t _{c(W)}	Write cycle time	tWC	330	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345	ns
tw(CH)	Pulse duration, CAS high (precharge time) [‡]	[†] CP	80	ns
tw(CLI	Pulse duration, CAS low 5	tCAS	135 10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	120	ns
tw(RL)	Pulse duration, RAS low	tRAS	200 10,000	ns
tw(W)	Write pulse duration	tWP	55	ns
tę	Transition times (rise and fall) for RAS and CAS	tγ	3 50	ns
t _{su(CA)}	Column-address setup time	tASC	-5	ns
t _{su(RA)}	Row-address setup time	^t ASR	0	ns
t _{su(D)}	Data setup time	†DS	0	ns
t _{su(rd)}	Read-command setup time	tRCS	0	ns
tsu(WCH)	Write-command setup time before CAS high	tCWL	60	ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	60	ns
th(CLCA)	Column-address hold time efter CAS low	tCAH	55	ns
th(RA)	Row-eddress hold time	†RAH	25	ns
th(RLCA)	Column-address hold time after RAS low	^t AR	120	ns
th(CLD)	Deta hold time after CAS low	†DHC	55	ns
th(RLD)	Data hold time efter RAS low	†DHR	145	ns
th(WLD)	Dete hold time after W low	tDHW	55	ns
th(CHrd)	Reed-commend hold time after CAS high	tRCH	0	ns
th(RHrd)	Reed-command hold time efter RAS high	trrh	5	ns
th(CLW)	Write-command hold time efter CAS low	tWCH	55	ns
th(RLW)	Write-command hold time after RAS low	tWCR	145	ns
^t RLCH	Delay time, RAS low to CAS high	†CSH_	200	ns
CHRL	Delay time, CAS high to RAS low	tCRP	0	ns
^t CLRH	Delay time, CAS low to RAS high	^t RSH	135	ns
^t CLWL	Delay time, CAS low to W low	†CWD	0.5	
	(read-modify-write cycle only)		65	ns
^t RLCL	Delay time, RAS low to CAS low (maximum	^t RCD	25 65	ns
	value specified only to guarentee access time)		25 65	
lRLWL	Delay time, RAS low to W low	¹RWD	130	
	(read-modify-write cycle only)		130	ns
^t WLCL	Delay time, W low to CAS	twcs		ns
	low (early write cycle)		-5	
[rf	Refresh time interval	tREF	4	ms

NOTE 1: Timing measurements are made at the 10% end 90% points of input and clock transitions. In addition, V_{IL} max end V_{IH} min must be met at the 10% and 90% points.

 $^{^{\}dagger}$ A I cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

In a read-modify-write cycle, t_{CLWL} and t_{sulWCH} must be observed. Depending on the user's transition times, this may require additional CAS low time (t_{w{CLI}). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's trensition times, this may require additional FLS low time It_{w(RL)}.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT


read cycle timing



early write cycle timing










[†] The enable time Iten I for a write cycle is equal in duration to the access time from CAS Ita(C) in a read cycle; but the active levels at the output are invalid.

read-modify-write cycle timing



page-mode read cycle timing ۷ ظ ₹ Š ₹ ₹ Ξ ₹ -th(RHrd) th(CHrd) tdis(CH) tCLRH tw(CL) (su(CA) tdls(CH) fi(CHrd) tw(CL) tdia(CH) tw(CH) (pr)ns TRLCHtrici. tsu(RA)


NOTE 2: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated




3


RAS

CAS





RAS-only refresh timing




device symbolization


This data sheet is applicable to all TI TMS4164 Dynamic RAMs with the code "A" to the left of the date code as shown below:





TYPICAL CHARACTERISTICS



TA-Free-Air Temperature-°C











Dynamic RAMs





RAS/CAS INPUT LEVEL

